

Docket No. 303.663US  
WD # 435830



Micron Ref. No. 99-0510

PENDING CLAIMS

HIGH DENSITY STORAGE SCHEME FOR SEMICONDUCTOR MEMORY

Applicant: Eugene H. Cloud

Serial No.: 09/518,338

---

*Claims 1, 2, 4-32, as of March 13, 2002 (Date of First Office Action).*

---

*Pub 31*  
*A-1*

1. (Amended) A memory device comprising:  
a volatile main memory;  
a cache memory connected to the volatile main memory; and  
a compression and decompression engine connected between the volatile main memory and the cache memory, wherein the volatile main memory, the cache memory, and the compression and decompression engine are located in a single chip.

2. (Amended) The memory device of claim 1 further comprising, on the single chip, an error detection and correction engine connected to the volatile main memory and the compression and decompression engine.

*Pub 32*  
*A-2*

4. (Amended) A memory device comprising:  
a dynamic memory;  
a static memory connected to the dynamic memory;  
a compression and decompression engine connected between the dynamic memory and the static memory; and  
an error detection and correction engine connected to the dynamic memory and the compression and decompression engine, wherein the dynamic memory, the static memory, the compression and decompression engine, and the error detection and correction engine are located in a single chip.

PENDING CLAIMS

Docket No. 303.663US1

Micron Ref. No. 99-0510

---

Page 2

*Pub 32*  
5. (Amended) The memory device of claim 4 wherein the error detection and correction engine is connected between the dynamic memory and the compression and decompression engine.

*10*  
6. (Amended) A memory device comprising:  
an input/output buffer;  
a cache memory connected to the input/output buffer;  
a compression and decompression engine connected to the cache memory; and  
a main memory connected to the compression and decompression engine, wherein the input/output buffer, the cache memory, the compression and decompression engine, and the main memory are located in a single chip.

7. The memory device of claim 6 wherein the compression and decompression engine is connected between the main memory and the cache memory.

8. (Amended) The memory device of claim 7 further comprising ,on the single chip, an error detection and correction engine connected to the main memory and the compression and decompression engine.

9. (Amended) A system comprising:  
a processor; and  
a memory device connected to the processor, the memory device comprising a main memory and a compression and decompression engine connected to the main memory, wherein the main memory and the compression and decompression engine are located in a single chip.

10. (Amended) The system of claim 9 wherein the memory device further comprises ,on the single chip, an error detection correction engine connected to the compression and

*Pub B2* → decompression engine.

11. (Amended) A system comprising:

a processor; and

a memory device connected to the processor, wherein the memory device comprises a main memory, a compression and decompression engine connected to the main memory, and a cache memory connected to the compression and decompression engine, wherein the main memory, the compression and decompression engine, and the cache memory are located in a single chip.

*A2* 12. (Amended) The system of claim 11 wherein the memory device further comprises, on the single chip, an error detection correction engine connected to the compression and decompression engine.

13. The system of claim 11 further comprising a graphic control card, wherein the graphic control card connects to the memory device.

14. The system of claim 11 further comprising a video control card, wherein the video control card connects to the memory device.

15. (Amended) A method of increasing a storage density of a memory device, the method comprising:

providing a main memory;

providing a compression and decompression engine; and

connecting the compression and decompression engine to the main memory, wherein the main memory and the compression and decompression engine are located in a single chip.

- Pub B2* →
16. (Amended) The method of claim 15 further comprising:  
providing a cache memory in the single chip; and  
connecting the cache memory to the compression and decompression engine.
17. (Amended) The method of claim 15 further comprising:  
providing an error detection and correction engine in the single chip; and  
connecting the error detection and correction engine to the compression and  
decompression engine.
- 12* →
18. (Amended) A method of operating a memory device, comprising:  
receiving input data at a cache memory;  
compressing the input data at a compression and decompression engine to produce  
compressed data; and  
storing the compressed data into a main memory, wherein the cache memory, the  
compression and decompression engine, and the main memory are located in a single chip.
19. (Amended) The method of claim 18 further comprising:  
reading the compressed data from the main memory;  
decompressing the compressed data at the compression and decompression engine to  
produced decompressed data; and  
reading the decompressed data to the cache memory.
20. (Amended) A method of operating a memory device, comprising:  
receiving data at an input/output buffer;  
processing the data at a cache memory to produce processed data;  
compressing the processed data at a compression and decompression engine to produce  
compressed data; and

PENDING CLAIMS

Docket No. 303.663US1

Micron Ref. No. 99-0510

---

Page 5

*Sub 32*  
*77*  
storing the compressed data into a main memory, wherein the input/output buffer, the cache memory, the compression and decompression engine, and the main memory are located in a single chip.

21. (Amended) The method of claim 20 further comprising:  
reading the compressed data from the main memory;  
decompressing the compressed data at the compression and decompression engine to produced decompressed data;  
reading the decompressed data at the cache memory; and  
transferring the data to the input/output buffer.
- 

- 77*  
*Sub 32*  
22. (New) A memory device comprising:  
an input/output buffer;  
a static memory connected to the input/output buffer;  
a compression and decompression engine connected to the static memory; and  
a dynamic memory connected to the compression and decompression engine, wherein the input/output buffer, the static memory, the compression and decompression engine, and the dynamic memory are located in a single chip.

23. (New) The memory device of claim 22 further comprising, on the single chip, an error detection and correction engine connected to the dynamic memory and the compression and decompression engine.

24. (New) A system comprising:  
a processor; and  
a dynamic random access memory device connected to the processor, the dynamic random access memory device including a plurality of memory blocks and a compression and

24. (New) A system comprising:  
a memory device connected to the memory blocks, wherein the memory blocks and the compression and decompression engine are located in a single chip.

25. (New) The system of claim 24 wherein the memory device further comprises, on the single chip, an error detection correction engine connected to the compression and decompression engine.

26. (New) A system comprising:

a processor; and

a memory device connected to the processor, the memory device including:

a plurality of dynamic memory blocks;

a compression and decompression engine connected to the dynamic memory blocks;

and a static memory block connected to the compression and decompression engine;

and

an error detection correction engine connected to the compression and decompression engine, wherein the dynamic memory blocks, the compression and decompression engine, the static memory block, and the error detection correction engine are located in a single chip.


27. (New) The system of claim 26 further comprising a graphic control card connected to the memory device.

28. (New) The system of claim 27 further comprising a video control card connected to the memory device.


29. (New) A method of operating on data comprising:

receiving input data;

compressing the input data to produce compressed data;

*Sub B3* 

storing the compressed data;  
reading the compressed data; and  
decompressing the compressed data, wherein receiving, compressing, storing, reading,  
and decompressing are performed on a single chip.

*12* 

30. (New) The method of claim 29 further comprising:  
detecting for an error during compressing and decompressing; and  
correcting the error during compressing and decompressing.

31. (New) A method of operating on data comprising:  
receiving input data at a static memory block;  
compressing the input data to produce compressed data;  
storing the compressed data into a dynamic memory block;  
reading the compressed data from the dynamic memory block; and  
decompressing the compressed data, wherein receiving, compressing, storing, reading,  
and decompressing are performed on a single chip.

32. (New) The method of claim 31 further comprising:  
detecting for an error during compressing and decompressing; and  
correcting the error during compressing and decompressing.

---